
COUNTERS, CONTINUED

TO MEASURE SOME QUANTITY


- 1. Make a counter
- 2. Add gates/ Plups to Start & Stup
- 3. MAKE CITCUITER TO CONVIERT Quantity of interest into a pulse
- U. USTE COUNTER TO MEASURE

EXAMPLE - DIGITAL VOLT METER (M& U)



NOTE: A COMPARATOR IS AN OP-AMP DESIGNED TO HAVE A TWO-STATE OMPUT, ONLY DETERMINES IF V+>V- or V+<V-TO OPAMP IS SO HIGH Vin Vout = V- if Vin> V_ RITRI TRANSITUR OFF T POSITIVE FEDURACE T) 1 = +5 WIEN VINC Y- RIFE NOTE THRESHOLDS PIFFER Vort SWINGS 10 VI GOING LOW & MICH, V+ RITER + UNING TRANSISM ON , Ve > = 0 MICH 7 LOW V- RITER MYSTERESIS

SIMILAR CIRCUIT USED TO MEASURE CAPACITANCE, RECALL 555 TIMER




BASIC SEQUENCE OF COUNTING! DISABLE LATCH - D (RUN COUNTER) - D (STUP COUNTER) ENTABLE LATCH - A PISABLE LATCH - CLEAR COUNTER) CRAT RESULT

TIMING OF ENABLE PINS & CLOCK EDGES IS CRITICAL.

- · PAY ATTENTION TO POS (F) OF Nes (E)
 BOUE TRIGUERS
- O PAY ATTENTION TO POSITIVE OR NECATIVE.
- . PAY ATTENTION TO PROPAGATION DELAYS

PROBLEM - PULSE SYNCHRONIZER EXAMPLE 005 <u>G</u>4 NEGATIVE aut EDGE TRIGOGAL En 0 POSITIVE out BOUE TRIGGER FEW NS PROPADATION DELAY LEADS TO RUNT

SAME PROMEM - ANOTHER CONTEXT -13 COUNTER






Figure X15.1: A poor way to convert natural binary counter to + 13




Figure X15.2: Poor " + 13" design: false 14th state between 12 and 0




Figure X15.3: Synchronous + 13 from + 16 counter






Figure X15.4: Proper count modification: using synchronous Clear*

COUNTS



LONO




This counts from 3, 4, ..., 15 3 13 states
But a Peculiar number: (if you care)

o could count Down (but revered)

EXAMPLE, GOOD & PARO - FREQUENCY COUNTER

IDEA ? FREQUENCY = CYLLES/SECOND.

TURN ON COUNTER FOR 4,000 seconds, count




SOLUTION: USE EDGE TRIGUERED REGUTER REGISTER. COUNTER FIN 3 = CLOCK INPUT TO REGUTER FIL A K. T. SLIGHT PELAY IN RESET ALLOUS EDGE COUNTER TRIGGERED REGISTER LINES TO GRAB COUNTS

TIMINO TRICKINESS - COUNTER IS STILL COUNTING WHISH REGISTER IS TRIGGERED.


THIS COULD UTOLATE SETUP TIMES OF
REGISTER & CAUSE DAD VALUE TO BE RECORDED

SOLUTION - STOP COUNTER FIRST :



A NEW CONCEPT : THE BUS

PROBLEM - MOT EDOUGH WIRES OF,
YOU WANT TO MAVE AN INPUT
CHOOSE AMONG VARIOUS OUTPUTS,




OR CATES ONE POSSIBILITY HAPPEN? CANT WHY Look Inside SWETTO) CIRCUM Mich

RRIER DICRESSION . NEVER DO THIS SLIGHT PHASE PIFFERENCE OF VOLUME PIFFRENCE AMP A TO BECOME / LOAD OF AM B CAUSIES POWER AMPS HAVE LOW OUTPUT Z.


RESULT: FRIED AMPLIFIERS

EXTRA OR GATE SOLVES PROBLEM BUT

SOLUTION: 3 STATE OUTPOTS



SYMBOL : 3-STATE BUFFER



3-STATE OUTPUTS - HOW THEY WORK

- · IF ENABLE IS LOW, BOTH NANDS ARE MICH,
 BOTH MOSFETS ARE OFF
- TO IN IS ON -D OUTPUT BITHER LOW OR MUCH


WITH 3-STATE OUTPUTS, CAN DO THIS

OUT MANY COUNTERS & REGISTER USE 3 - STATE OUTPUTS CHIPS Q. ... Q. select Als E 16 1 OF 74HCS74

MAY BE LABELED SOE = "CHIP SIELECT"

ANOTHER LESS COMMON SOLUTION "OPEN SCOLLBUTON " "WIRED-OR" OR SHARE ONE LINE IF MORE THAN 1 00 - ANY ON DIFALL CLATES PULLS OUT LOW. USUALLY DRAWN NOTE · PULLUP RESITURE · * EXROC NEWS ovtput

EXAMPLE: MULTIPLEXED DISPLAY - USES 3-STATE BUFFERS SO THAT DATA CAN SUARE SAME WIKISS






0.4 Inch (10.2mm) 4 Digit CLOCK STICK DISPLAY

Bright Red MSQC4111C High Efficiency Red MSQC4911C Green MSQC4411C

TR/QTS/030800-001



FEATURES

- •Bright Bold Segments
- Common Anode/Cathode
- •Low Power Consumption
- •Low Current Capability
- Neutral Segments
- Grey Face
- •Epoxy Encapsulated PCB
- High Performance
- •High Reliability


APPLICATIONS


- Appliances
- Automotive
- Instrumentation
- Process Control

MODELS AVAILABLE		
Part Number	Colour	Description
MSQC4111C	Bright Red	Four Digit, 12/24 hour Clock Display, CA
MSQC4411C	Green	Four Digit, 12/24 hour Clock Display, CA
MSQC4911C	High Efficiency Red	Four Digit, 12/24 hour Clock Display, CA











October 1987 Revised March 2002

CD4017BC • CD4022BC

Decade Counter/Divider with 10 Decoded Outputs • Divide-by-8 Counter/Divider with 8 Decoded Outputs

General Description

The CD4017BC is a 5-stage divide-by-10 Johnson counter with 10 decoded outputs and a carry out bit.

The CD4022BC is a 4-stage divide-by-8 Johnson counter with 8 decoded outputs and a carry-out bit.

These counters are cleared to their zero count by a logical "1" on their reset line. These counters are advanced on the positive edge of the clock signal when the clock enable signal is in the logical "0" state.

The configuration of the CD4017BC and CD4022BC permits medium speed operation and assures a hazard free counting sequence. The 10/8 decoded outputs are normally in the logical "0" state and go to the logical "1" state only at their respective time slot. Each decoded output remains high for 1 full clock cycle. The carry-out signal completes a full cycle for every 10/8 clock input cycles and is used as a ripple carry signal to any succeeding stages.

Features

- Wide supply voltage range: 3.0V to 15V■ High noise immunity: 0.45 V_{DD} (typ.)
- Low power Fan out of 2 driving 74L

 TTL compatibility: or 1 driving 74LS
- Medium speed operation: 5.0 MHz (typ.) with 10V V_{DD}
- Low power: 10 µW (typ.)
- Fully static operation

Applications

- Automotive
- Instrumentation
- · Medical electronics
- · Alarm systems
- · Industrial electronics
- Remote metering

Ordering Code:

Order Number	Package Number	Package Description
CD4017BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4017BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4017BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4022BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4022BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams

