


Hey you fellas, how 'bout some beans? You want some beans?

Goin' through some **mighty rough country** tomorrow, you'd better have some beans.

FIGURE 1-2: PIC16F88 DEVICE BLOCK DIAGRAM



## MICRO PROCESSORS/MICRO CONTROLLERS

HUGE TOPIC - WE'LL SCRATCH SURPACE

IPEED, ONLY PARTLY LEARN OUR OWN DEVICE

FOCUS ON

- · ARCHITECTURE WHAT MAPPENS INSIDE
- · I/O CONNECTING TO EXTERAL CIRCUITY
- · PROGRAMMING ASSEMBLY LANGUAGE

#### JARGON:

"MICRO"- ALL ON ONE CHIP

"PROCIESSOR" - ALU+ LOCAL MEMORY + REGISTERS

"CONTROLLER" - LIMITED MICROPROCESSOR, DESIGNED
PER SPECIFIC TASKS

"ALU" = APITHMENC LOGIC UNIT,

DOES ADD, SUBTRACT, AND, OR, ....

ON PECISTERS

MALRO PROCESSOR

MICRO COMPROLLER

General purpose -DESKTOP/LAPTOP/DATA CENTER

CAPACITY 32 bit, 64 bit

"EMBEPORD'- OFTEN INVITIBLE
APPLIANCES, CARS, CARD REAPERS,
INDUINCIAL CONTROLS


LIMITED MEMORY/DATA

8 bit - 32 bit

SPECIAL FUNCTIONS NOT ONBOARP EG. SERIAL LOMM, TIMERS, ALD, LITE

### VON NEUMANN" MARA @ PU MEMORY PROURAM M BHINLY STURACE ONE MAIN OTHER BUS I/O FOR DATA AND Appressi

ADVANTAGE: SIMPLER DESIGN ESPECIALLY FOR LARGE PROGRAMS & ADAPTABLE CODING




ADVANTAGE: INMERENTLY
PASTER - CAN RUN BOTH

DATA & PROGRAM OPS

AT SAME TIME

#### SIMPLIFIED ARCHITECTURE OF PIL




## PROGRAM MEMORY

- · ALLESSED SEQUENTIALLY X
- . "FLASH" NON-VOLATILE
- · (ILL bit width => SHOWER CYCLES)
- · RESET LOCATE COUCH
- · INTERMPT DEXECUTE AT OOCH
- · CALLS / BRANCHES PUT
  PL VALUES ON "STACK"
- · NOTE: PROCRAM ADDRESS
  IS 13 bits -> IFFFL
  'URAP AROWD" above 10004

\* ALMOST & BRANCHES, INTERRUPTS
CAUSE CHANGES

#### PROGRAM MEMORY MAP AND STACK: PIC16F87/88



## O ATA MEMORY

Acc	きればり	RANDONLY

RP1:RP0	Bank
00 ^	0
01	1 ,
10	2
11	3

•	VOLATILE	( BUT	CAN	SAVE	to EE	prom	)
	The second secon	-					

Bits 5,6 in status

- · DIVIDED INTO U BANKS OF 128 bytes each (FFL)

  SANKS ARE SELECTED BY STATUS RECISTER
- · MUCH OF DATA MEMORY ( UP TO 20h)

  IS TAKEN UP WITH SPECIAL FUNCTION REGISTERS
  - REGULA MEMORY = GENERAL PURPOSE REGISTERS

#### 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register (FSR).

FIGURE 2-2:

#### PIC16F87 REGISTER FILE MAP

	Address		Address		Address I		Address
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION	81h	TMR0	101h	OPTION	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h	WDTCON	105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
	07h		87h		107h		187h
	08h	Page 1	88h		108h		188h
	09h		89h	er gegen er Derskap op de skille	109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved <sup>(1)</sup>	18Eh
TMR1H	0Fh	OSCCON	8Fh	EEADRH	10Fh	Reserved <sup>(1)</sup>	18Fh
T1CON	10h	OSCTUNE	90h		110h		190h
TMR2	11h		91h				
T2CON	12h	PR2	92h				
SSPBUF	13h	SSPADD	93h	. 4			
SSPCON1	14h	SSPSTAT	94h				
CCPR1L	15h		95h				
CCPR1H	16h		96h	General		General	
CCP1CON	17h		97h	Purpose		Purpose	
RCSTA	18h	TXSTA	98h	Register		Register	
TXREG	19h	SPBRG	99h	16 Bytes		16 Bytes	
RCREG	1Ah	CONTRACTOR OF THE STATE OF THE	9Ah				
100 mg	1Bh	The second second	9Bh				
de la companya da la	1Ch	CMCON	9Ch		,		
	1Dh	CVRCON	9Dh	,			
	1Eh	and the second	9Eh				. •
	1Fh		9Fh		11Fh	the state of the state of	19Fh
	20h		A0h		120h	1 1	1A0h
	i i	General		General		General	
	;	Purpose Register		Purpose Register		Purpose Register	
General Purpose		80 Bytes		80 Bytes		80 Bytes	
Register			EFh		16Fh		1EFh
96 Bytes		accesses	F0h	0000000	170h	0000000	1F0h
00 27,00		70h-7Fh		accesses 70h-7Fh		accesses 70h - 7Fh	
				7 311-71 11			
	7Fh		FFh		17Fh		1FFh
Bank 0		Bank 1		Bank 2		Bank 3	
Unim	lemented	data memory loca	ations. rea	d as 'o'.			
	physical re		.,				
Note 1: This r	egister is r	eserved, maintain	this regis	ter clear.			

### A VERY SPECIAL FUNCTION REGISTER & STATUS

LOCATION:

O34, 834, 1034, 1872

USEO 134

- · ADDREST DECOMO
- · POWER, "CONTROL
- · ALU UPS

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7							bit 0

bit 7 IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h - 1FFh)

0 = Bank 0, 1 (00h - FFh)

For devices with only Bank0 and Bank1 the IRP bit is reserved, always maintain this bit clear.

bit 6:5 RP1:RP0: Register Bank Select bits (used for direct addressing)

11 = Bank 3 (180h - 1FFh)

10 = Bank 2 (100h - 17Fh)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

Each bank is 128 bytes. For devices with only Bank0 and Bank1 the IRP bit is reserved, always maintain this bit clear.

bit 4 **TO**: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3 PD: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the most significant bit of the result occurred

0 = No carry-out from the most significant bit of the result occurred

Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

#### Legend

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset


## ALU & W REGISTER

WON "WUCKING" RECISTER IS LIKE A "SCRATEN-PAD"
CONTAINS TEMPORARY RESULTS OF ALU OPS


"ACCUMULATOR"

ALU IS MEART OF CPU - VALERE CALCULATIONS MADE

MOST OPS HAVE DESTINATION OF W OR MEMORY P



## A PEEK INSIDE AM ALU



LOGIC GATES ( HERE AND, OR, ADD, B-INVERT)
SELECTED BY MUX'S DETERMINE OPERATIONS,

Note SUBTRACTION, A-B = A+(B+1)

= A + B-INVERT + CARRY IN 7


# OP CODES CONTAIN BOTH ACTION AND ADDRESS / DATA INFURMATION

	Byte-oriented fil	e register operati	ons	-				
		13	8 7	6		0	4.5	
1, 11		OPCODE	d	f	(FILE #)			
	·	d = 0 for desti d = 1 for desti	ination f					
S. Atlanta	经有效的 化二氯	f = 7-bit file re	egister ad	dress				
	Dit eriented file	register operation	าร	1.1				
	Bit-oriented lie	13	10 9	7 6		0		
		OPCODE	b (Bl	T #)	f (FILE #)			(Melijija)
•	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	b = 3-bit bit a f = 7-bit file r	ddress egister ad	dress				
	Literal and con	trol operations						
		eneral						
		13	8	7		0		
		OPCODE			k (literal)	İ		
		k = 8-bit lite	ral (immed	liate) v	alue			
		ALL and GOTO in	structions	only				
	_	13 11	10	-		0		
		OPCODE		k (li	teral)			
		1 OFCODE		14 (11	,			

INTERNAL CLUCKS SET UP 4 "Q-CYCLES"

THAT AFFECT HOW PROCESSOR DECOPES

AND EXECUTES OPERATIONS



WHILE I OPERATION MAPPIENS ANDMER CIETS LOADED IN

## INSTRUCTION SET - THE LANGUAGE OF

#### <u>615</u>

TABLE 16-2: PIC16F87/88 INSTRUCTION SET

Mnemo	onic,	B		ļ .	14-Bit	Opcod	e	Status		
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes	
BYTE-ORIENTED FILE REGISTER OPERATIONS										
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2	
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2	
CLRF	f	Clear f	1	.00	0001	lfff	ffff	z	2	
CLRW	-	Clear W Complement f	· 1	100	0001	0xxx	xxxx	z		
COMF	f, d		1	00	1001	dfff	ffff	Z	1,2	
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z.	1,2	
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3	
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2	
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3	
IORWF	f, d	Inclusive OR W with f	1	0.0	0100	dfff	ffff	z	1,2	
MOVF	f, d	Move f	1	00	1000	dfff	ffff	z	1,2	
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		· ·	
NOP	<b>-</b> j	No Operation	1	00	0000	0xx0	0000	'		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2	
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2	
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2	
SWAPF	f, d	Swap nibbles in f	1	00	1110	đfff	ffff	, ,	1,2	
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2	
		BIT-ORIENTED FILE REGIST	ER OPER	RATION	IS					
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2	
BSF	f, b	Bit Set f	1 .	01	01bb	bfff	ffff		1,2	
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff	İ	3	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff	*	3	
		LITERAL AND CONTROL	OPERAT	IONS						
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z		
ANDLW	^ k	AND literal with W	1	11	1001	kkkk		Z .	-	
CALL	k	Call subroutine	2	10	0kkk	kkkk		-		
CLRWDT	- :	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk	,-		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk		Z .		
MOVLW	k	Move literal to W	1	11	00xx	kkkk		İ		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001			
RETLW	k	Return with literal in W	2	11	01xx	kkkk				
RETURN	-	Return from Subroutine	2	00	0000	0000	1000			
SLEEP	-	Go into Standby mode	1	00.	0000	0110	0011	TO,PD		
SUBLW	k	Subtract W from literal	1	11		kkkk	kkkk	C,DC,Z		
XORLW	k .	Exclusive OR literal with W	1	11	1010	kkkk		Z Z		
7.5		<u> </u>								

Field	→ Description							
f	Register file address (0x00 to 0x7F)							
W	Working register (accumulator)							
b	Bit address within an 8-bit file register (0 to 7)							
k	Literal field, constant data or label (may be either an 8-bit or an 11-bit value)							
x	Don't care (0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.							
đ	Destination select; d = 0: store result in W, d = 1: store result in file register f.							
dest	Destination either the W register or the specified register file location							

#### **PICmicro MID-RANGE MCU FAMILY**

#### 29.5 Instruction Descriptions

#### **ADDLW**

Add Literal and W

Syntax:

[ label ] ADDLW

Operands:

 $0 \le k \le 255$ 

Operation:

 $(W) + k \rightarrow W$ 

Status Affected:

C, DC, Z

Encoding:

11 111x kkkk kkkk

Description:

The contents of the W register are added to the eight bit literal 'k' and the result is

placed in the W register.

Words:

1

Cycles:

1

Q Cycle Activity:

Q1	Q2	Q3	Q4	
Decode	Read	Process	Write to W	
	literal 'k'	data	register	

Example1

ADDLW 0x15

Before Instruction

W = 0x10

After Instruction

W = 0x25

Example 2

ADDLW MYREG

Before Instruction

W = 0x10

Address of MYREG  $^{\dagger}$  = 0x37

† MYREG is a symbol for a data memory location

After Instruction

W = 0x47

Example 3

ADDLW HIGH (LU\_TABLE)

Before Instruction

W = 0x10

Address of LU\_TABLE † = 0x9375

† LU\_TABLE is a label for an address in program memory

After Instruction

W = 0xA3

Example 4

ADDLW MYREG

Before Instruction

W = 0x10

Address of PCL  $^{\dagger} = 0x02$ 

† PCL is the symbol for the Program Counter low byte location

After instruction

W = 0x12

#### **PICmicro MID-RANGE MCU FAMILY**

1. MOVLW 55h

BSF

#### **BTFSC** Bit Test, Skip if Clear Syntax: [ label ] BTFSC f,b $0 \le f \le 127$ Operands: $0 \le b \le 7$ Operation: skip if (f < b >) = 0Status Affected: None Encoding: bfff ffff Description: If bit 'b' in register 'f' is '0' then the next instruction is skipped. If bit 'b' is '0' then the next instruction (fetched during the current instruction execution) is discarded, and a NOP is executed instead, making this a 2 cycle instruction. Words: Cycles: 1(2) Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read **Process** No register 'f' data operation If skip (2nd cycle): Q1 Q2 Q3 Q4 Nο No No Nο operation operation operation operation Example 1 HERE FALSE PROCESS\_CODE TRUE Case 1: Before Instruction PC = addresshere FLAG= xxxx 0xxx After Instruction Since FLAG<4>=0, PC = addressTRUE Case 2: Before Instruction PC = addresshere FLAG= xxx1 xxxx After Instruction Since FLAG<4>=1, addressFALSE Example 4-1: Instruction Pipeline Flow TCY0 TCY1 Tcy2 Tcy3 Tcy4 TCY5 Fetch 1 Execute 1 2. MOVWF PORTB Fetch 2 Execute 2 CALL SUB 1 Fetch 3 Execute 3 PORTA, BIT3 (Forced NOP) Fetch 4 Flush Instruction @ address SUB 1 Fetch SUB 1 Execute SUB\_1 Fetch SUB 1+1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch

instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

### INPUT / OUTPUT

## ALL PINS CERCETT POWER) DO MURE THIMB!

Pin Diagram 18-Pin DIP, SOIC RA2/AN2/CVREF/ VREF-18 → RA1/AN1 RA3/AN3/VREF+/ 17 → RA0/AN0 C10UT RA4/AN4/T0CKI/ TOCKI/ TOCKI/ 16 - RA7/OSC1/CLKI 15 → RA6/OSC2/CLKO RA5/MCLR/VPP → □ 4 13 → RB7/AN6/PGD/ T1OSI RB0/INT/CCP1(1) ← ☐ 6 12 RB6/AN5/PGC/ T10SO/T1CKI RB1/SDI/SDA ←►□7 11 → RB5/SS/TX/CK RB2/SDO/RX/DT ↔ 58 10 → RB4/SCK/SCL RB3/PGM/CCP1<sup>(1)</sup> ←► ☐ 9 Note 1: The CCP1 pin is determined by CCPMX in Configuration Word 1 register.

