ROCHESTER INSTITUTE OF TECHNOLOGYMICROELECTRONIC ENGINEERINGDr. Lynn Fuller

• RIT PMOS PROCESS

  • 10 Micrometer Design Rules
  • 4 Design Layers
  • 4 Photolithography Layers
  • Metal Gate

PMOS.PPT Revision Date: 2-22-99

Next slide

Back to first slide

View graphic version